{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:43:51Z","timestamp":1725587031308},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/isqed48828.2020.9136997","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T16:46:45Z","timestamp":1594313205000},"page":"196-196","source":"Crossref","is-referenced-by-count":0,"title":["Performance Boost Scheme with Activated Dummy Fin in 12-nm FinFET Technology for High-Performance Logic Application"],"prefix":"10.1109","author":[{"given":"Motoi","family":"Ichihashi","sequence":"first","affiliation":[]},{"given":"Jia","family":"Zeng","sequence":"additional","affiliation":[]},{"given":"Youngtag","family":"Woo","sequence":"additional","affiliation":[]},{"given":"Xuelian","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Chenchen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"James","family":"Mazza","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934643"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510632"}],"event":{"name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2020,3,25]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2020,3,26]]}},"container-title":["2020 21st International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9131689\/9136966\/09136997.pdf?arnumber=9136997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:52:38Z","timestamp":1656438758000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9136997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/isqed48828.2020.9136997","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}