{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T21:06:38Z","timestamp":1774386398628,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/isqed48828.2020.9136998","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T20:46:45Z","timestamp":1594327605000},"page":"81-86","source":"Crossref","is-referenced-by-count":4,"title":["Integrated CAM-RAM Functionality using Ferroelectric FETs"],"prefix":"10.1109","author":[{"given":"Sumitha","family":"George","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Jao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xueqing","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1444","article-title":"Design and benchmarking of ferroelectric fet based team","author":"yin","year":"0","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM06"},{"key":"ref12","first-page":"896","article-title":"1 mb 0.41 µm2 2t-2r cell nonvolatile team with two-bit encoding and clocked self-referenced sensing","volume":"49","author":"li","year":"2014","journal-title":"JSSC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4148"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2889225"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref19","article-title":"An and type match-line scheme for energy-efficient content addressable memories","author":"wang","year":"2005","journal-title":"ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"ref3","first-page":"841","article-title":"Mda cache: Caching for multi-dimensional-access memories","author":"george","year":"2018","journal-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture MICRO-51"},{"key":"ref6","article-title":"Cache-based memory copy hardware accelerator for multicore systems. Computers","volume":"59","author":"duarte","year":"2010","journal-title":"IEEE Transactions on"},{"key":"ref5","article-title":"Design enhancements for in-cache computations","author":"la fratta","year":"0","journal-title":"Workshop on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"ref8","first-page":"1","article-title":"Design of a low power content addressable memory (cam)","author":"beamer","year":"2009","journal-title":"University of California"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2897497"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2871119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"}],"event":{"name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2020,3,25]]},"end":{"date-parts":[[2020,3,26]]}},"container-title":["2020 21st International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9131689\/9136966\/09136998.pdf?arnumber=9136998","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:56:43Z","timestamp":1656453403000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9136998\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed48828.2020.9136998","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}