{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T10:55:22Z","timestamp":1753181722080},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/isqed48828.2020.9137000","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T16:46:45Z","timestamp":1594313205000},"page":"268-272","source":"Crossref","is-referenced-by-count":1,"title":["Learning-Enabled NoC Design for Heterogeneous Manycore Systems"],"prefix":"10.1109","author":[{"given":"Ryan Gary","family":"Kim","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.900837"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2889053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2961027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC48788.2019.8957175"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130219"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2351577"},{"key":"ref6","article-title":"Network-on-chip architectures for neural networks","author":"dmitri","year":"0","journal-title":"Proc 4th Symp NOCS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"}],"event":{"name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2020,3,25]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2020,3,26]]}},"container-title":["2020 21st International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9131689\/9136966\/09137000.pdf?arnumber=9137000","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:56:44Z","timestamp":1656439004000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9137000\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed48828.2020.9137000","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}