{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:41:17Z","timestamp":1725586877432},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/isqed48828.2020.9137015","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T20:46:45Z","timestamp":1594327605000},"page":"93-98","source":"Crossref","is-referenced-by-count":1,"title":["Multi-Bit Read and Write Methodologies for Diode-MTJ Crossbar Array"],"prefix":"10.1109","author":[{"given":"Mohammad Nasim","family":"Imtiaz Khan","sequence":"first","affiliation":[]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429498"},{"key":"ref13","article-title":"MLC STT-RAM design considering probabilistic and asymmetric MTJ switching","author":"zhang","year":"2013","journal-title":"ISCAS"},{"journal-title":"Multi-Bit Read and Write Methodologies for Diode-STTRAM Crossbar Array","year":"2019","author":"khan","key":"ref14"},{"key":"ref4","article-title":"Crossbar RRAM Arrays: Selector Device Requirements During Write Operation","author":"kim","year":"2014","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref3","article-title":"A ZnO cross-bar array resistive random access memory stacked with heterostructure diodes for eliminating the sneak current effect","author":"seo","year":"2011","journal-title":"Appl Phys Lett"},{"key":"ref6","article-title":"Crossbar RRAM Arrays: Selector Device Requirements During Read Operation","author":"zhou","year":"2014","journal-title":"TED"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2810185"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2008.141"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556229"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2506598"}],"event":{"name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2020,3,25]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2020,3,26]]}},"container-title":["2020 21st International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9131689\/9136966\/09137015.pdf?arnumber=9137015","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:38Z","timestamp":1656453158000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9137015\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed48828.2020.9137015","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}