{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:19:20Z","timestamp":1730276360815,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/isqed48828.2020.9137046","type":"proceedings-article","created":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T20:46:45Z","timestamp":1594327605000},"page":"383-388","source":"Crossref","is-referenced-by-count":2,"title":["Electrostatic Discharge Physical Verification of 2.5D\/3D Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Dina","family":"Medhat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"DiaaEldin","family":"Khalil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Charged Device Model Reliability of Three-Dimensional Integrated Circuits","volume":"15","author":"vrashank","year":"2015","journal-title":"IEEE transactions on Device and Material Reliability"},{"key":"ref11","article-title":"Local CDM ESD Protection Circuits for Cross-Power Domains in 3D IC Applications","volume":"14","author":"shih-hung","year":"2014","journal-title":"IEEE transactions on Device and Material Reliability"},{"key":"ref12","article-title":"CDM Protection of a 3D TSV Memory IC with a 100 GB\/s Wide I\/O Data Bus","author":"makoto","year":"0","journal-title":"IEEE EOS\/ESD Symp"},{"key":"ref13","article-title":"ESD Protection Networks for 3D Integrated Circuits","author":"rosenbaum","year":"2011","journal-title":"IEEE 3DIC"},{"key":"ref14","article-title":"CDM-ESD Induced Damage in Components using Stacked-Die Packaging","author":"nicholas","year":"2011","journal-title":"IEEE CICC"},{"journal-title":"Calibre PERC reliability platform Mentor a Siemens Business","year":"2017","key":"ref15"},{"journal-title":"Electrostatic discharge (ESD) in 3D-IC packages","year":"2015","key":"ref4"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) 2011 & 2012 Editions 2011 Interconnect 2011Interconnect pdf","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2018.8421432"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720515"},{"key":"ref8","article-title":"ESD protection design in active-lite interposer for 2.5 and 3D systems-in-package","author":"mirko","year":"0","journal-title":"IEEE EOS\/ESD Symp"},{"key":"ref7","article-title":"Interposer FPGA with self-protecting ESD design for inter-die interfaces and its CDM specification","author":"james","year":"2016","journal-title":"IEEE IRPS"},{"journal-title":"ANSI\/ESD S20 20","article-title":"Protection of Electrical and Electronic Parts, Assemblies and Equipment","year":"0","key":"ref2"},{"journal-title":"ESDA Technical Report 18 (TR18)","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2015.7334620"}],"event":{"name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2020,3,25]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2020,3,26]]}},"container-title":["2020 21st International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9131689\/9136966\/09137046.pdf?arnumber=9137046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:52:42Z","timestamp":1656453162000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9137046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed48828.2020.9137046","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}