{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:36:22Z","timestamp":1764174982005},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424259","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"408-413","source":"Crossref","is-referenced-by-count":2,"title":["Defending Against Misspeculation-based Cache Probe Attacks Using Variable Record Table"],"prefix":"10.1109","author":[{"given":"Love Kumar","family":"Sah","sequence":"first","affiliation":[]},{"given":"Sheikh Ariful","family":"Islam","sequence":"additional","affiliation":[]},{"given":"Srinivas","family":"Katkoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3339809"},{"journal-title":"Vulnerability of Speculative Processors to Cache Timing Side-Channel Mechanism","article-title":"ARM","year":"2020","key":"ref11"},{"journal-title":"Retpoline A branch target injection mitigation","article-title":"INTEL","year":"2020","key":"ref12"},{"journal-title":"Retpoline A branch target injection mitigation","year":"0","key":"ref13"},{"journal-title":"Site isolation","year":"2018","author":"projects","key":"ref14"},{"journal-title":"Software techniques for managing speculation on amd processors","article-title":"AMD","year":"2018","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607169"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8884869"},{"journal-title":"Opencores","year":"0","key":"ref18"},{"journal-title":"See MIPS Run","year":"2010","author":"sweetman","key":"ref19"},{"key":"ref4","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"In Proceedings of the 27th USENIX Conference on Security Symposium SEC’18"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3239567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref8","first-page":"3","article-title":"Spectre returns! speculation attacks using the return stack buffer","author":"koruyeh","year":"2018","journal-title":"In Proceedings of the 12th USENIX Conference on Offensive Technologies WOOT’18"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref2","first-page":"991","article-title":"Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution","author":"bulck","year":"2018","journal-title":"27th USENIX Security Symposium (USENIX Security 18)"},{"key":"ref9","article-title":"speculative execution","author":"horn","year":"2018","journal-title":"variant 4 speculative store bypass"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938130"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831433"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"ref25","first-page":"135","article-title":"Basic block encoding based run-time cfi check for embedded software","author":"sah","year":"2020","journal-title":"In 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSISOC)"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2021,4,7]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424259.pdf?arnumber=9424259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:23Z","timestamp":1652197283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424259","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}