{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:04:43Z","timestamp":1773414283642,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424263","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"547-552","source":"Crossref","is-referenced-by-count":10,"title":["Trends and Opportunities for SRAM Based In-Memory and Near-Memory Computation"],"prefix":"10.1109","author":[{"given":"Srivatsa","family":"Srinivasa","sequence":"first","affiliation":[]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[]},{"given":"Jainaveen","family":"Sundaram","sequence":"additional","affiliation":[]},{"given":"Dileep","family":"Kurian","sequence":"additional","affiliation":[]},{"given":"Srinivasan","family":"Gopal","sequence":"additional","affiliation":[]},{"given":"Nilesh","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Anuradha","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702536"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1109\/MICRO.2014.58","article-title":"A machine-learning supercomputer","author":"chen","year":"2014","journal-title":"the 47th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref17","article-title":"Monolithic 3D+ -IC Based Massively Parallel Compute-in-Memory Macro for Accelerating Database and Machine Learning Primitives","author":"ramanathan","year":"0","journal-title":"IEDM 2020"},{"key":"ref18","year":"0"},{"key":"ref19","first-page":"600","article-title":"SMASH: Co-designing software compression and hardware-accelerated indexing for efficient sparse matrix operations 2019 Microarchitecture","author":"kanellopoulos","year":"0","journal-title":"Micro"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297350"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824948"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS47316.2019.193209"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012789"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.47"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2008.154"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424263.pdf?arnumber=9424263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,30]],"date-time":"2024-08-30T15:57:46Z","timestamp":1725033466000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424263","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}