{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:41:47Z","timestamp":1725576107019},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424282","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"228-233","source":"Crossref","is-referenced-by-count":0,"title":["A Wafer-scale Manufacturing Pathway for Fine-grained Vertical 3D-IC Technology"],"prefix":"10.1109","author":[{"given":"Sachin","family":"Bhat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sounak Shaun","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sourabh","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingyu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.56"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-017-1831-4"},{"journal-title":"Skybridge 3-D Integrated Circuit Technology Alternative to CMOS","year":"2014","author":"rahman","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-016-1396-7"},{"key":"ref7","article-title":"Nanofabrication of high aspect ratio (50:1) sub-10nm silicon nanowires using inductively coupled plasma etching","author":"mirza","year":"2012","journal-title":"J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479174"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-009-0277-z"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2021,4,7]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424282.pdf?arnumber=9424282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:23Z","timestamp":1652197283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424282","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}