{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:26:58Z","timestamp":1768339618014,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424296","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"542-546","source":"Crossref","is-referenced-by-count":7,"title":["A Reconfigurable Asynchronous SERDES for Heterogenous Chiplet Interconnects"],"prefix":"10.1109","author":[{"given":"Jainaveen","family":"Sundaram","sequence":"first","affiliation":[]},{"given":"Srinivasan","family":"Gopal","sequence":"additional","affiliation":[]},{"given":"Thomas P","family":"Thomas","sequence":"additional","affiliation":[]},{"given":"Edward","family":"Burton","sequence":"additional","affiliation":[]},{"given":"Erika","family":"Ramirez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2976067"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"ref6","article-title":"MoChi architecture","year":"0","journal-title":"Tech Rep"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00098"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2018.8680869"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"ref8","first-page":"728","article-title":"Cost-effective design of scalable highperformance systems using active and passive interposers","author":"stow","year":"2017","journal-title":"Proc 36th IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref7","article-title":"Xilinx 16 nm datacenter device family with in-package HBM and CCIX interconnect","author":"singh","year":"2017","journal-title":"HOTCHIPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00106"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2019.00020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075901"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424296.pdf?arnumber=9424296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:22Z","timestamp":1652197282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424296","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}