{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:53Z","timestamp":1763724533936},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424315","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"source":"Crossref","is-referenced-by-count":9,"title":["Six-track Standard Cell Libraries with Fin Depopulation, Contact over Active Gate, and Narrower Diffusion Break in 7nm Technology"],"prefix":"10.1109","author":[{"given":"Tzu-Hsuan","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chih-Chun","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Li","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Bing-Yu","family":"Li","sequence":"additional","affiliation":[]},{"given":"Tung-Chun","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Tsao-Hsuan","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Rung-Bin","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"145","article-title":"Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC","author":"song","year":"2015","journal-title":"Symposium on VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.2548573"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2017.E-2-03"},{"key":"ref13","author":"xie","year":"2017","journal-title":"Single and Double Diffusion Breaks on Integrated Circuit Products Comprised of Finfet Devices"},{"key":"ref14","author":"jagannathan","year":"2017","journal-title":"Fin Cut Enabling Single Diffusion Breaks"},{"key":"ref15","article-title":"FinFET with Contact Over Active-Gate for 5G Ultra-Wideband Applications","author":"razavieh","year":"2020","journal-title":"VLSI Symposium JFS2 5"},{"key":"ref16","article-title":"What to Expect at 5-nm-and-Beyond and What that Means for EDA","author":"richards","year":"2018","journal-title":"EE Times"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref18","article-title":"ASAP7 PDK","year":"0","journal-title":"Design Rule Manual"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref28","year":"0"},{"key":"ref4","article-title":"IEDM 2017 + ISSCC 2018: Intel’s 10nm","year":"0","journal-title":"Switching to Cobalt Interconnects"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430489"},{"key":"ref6","article-title":"Update: TSMC’s 5nm CMOS Technology Platform","author":"james","year":"2020","journal-title":"Semiconductor Digest"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref8","author":"shusterman","year":"2020","journal-title":"Self-aligned Contact and Contact Over Active Gate Structures"},{"key":"ref7","author":"pethe","year":"2016","journal-title":"Gate Contact Structure over Active Gate and Method to Fabricate Same"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"ref9","author":"cheng","year":"2020","journal-title":"Contact Over Active Gate Employing a Stacked Spacer"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref20","first-page":"404","article-title":"Engineering a Standard Cell Library for an Industrial Router with ASAP7 PDK","author":"chung","year":"0","journal-title":"ISVLSI 2020"},{"key":"ref22","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00025"},{"key":"ref24","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"key":"ref26","year":"0"},{"key":"ref25","article-title":"RV32IM","year":"0","journal-title":"Github"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424315.pdf?arnumber=9424315","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:23Z","timestamp":1652197283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424315\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424315","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}