{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:33Z","timestamp":1766298333772},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424318","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"275-279","source":"Crossref","is-referenced-by-count":1,"title":["Chip Package Co-design and Physical Verification for Heterogeneous Integration"],"prefix":"10.1109","author":[{"given":"Rajsaktish","family":"Sankaranarayanan","sequence":"first","affiliation":[]},{"given":"Archanna","family":"Srinivasan","sequence":"additional","affiliation":[]},{"given":"Arch","family":"Zaliznyak","sequence":"additional","affiliation":[]},{"given":"Sreelekha","family":"Mittai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Chip-Package Codesign Flow for Mixed-Signal SiP Designs IEEE Design and Test of Computers","year":"2006","author":"brandtner","key":"ref4"},{"journal-title":"Advanced heterogeneous integration technology trend for cloud and edge IEEE EDTM","year":"2017","author":"yu","key":"ref3"},{"journal-title":"Chiplet Integration Tools Methodology Requirement Infrastructure Tutorial session DAC","year":"2020","author":"yazdani","key":"ref10"},{"journal-title":"Environment for Heterogeneous Multi-Die System-Level Design and Physical Verification Poster session DAC","year":"2017","author":"al-mahmood","key":"ref6"},{"year":"0","key":"ref11"},{"journal-title":"Techniques for Early Package Closure in System – in – Packages ISQED","year":"2008","author":"vaidyanathan","key":"ref5"},{"journal-title":"An AGILE Approach To Building RISC-V Microprocessors IEEE Micro","year":"2016","author":"lee","key":"ref8"},{"journal-title":"A 14nm 1GHz FPGA with 2 5D Transceiver Integration ISSCC","year":"2017","author":"greenhill","key":"ref7"},{"year":"0","key":"ref2"},{"year":"0","key":"ref9"},{"key":"ref1","article-title":"Embedded Multi-Die Interconnect Bridge (EMIB) – A High Density","author":"mahajan","year":"2016","journal-title":"High Bandwidth Packaging Interconnect IEEE ECTC"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2021,4,7]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424318.pdf?arnumber=9424318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:23Z","timestamp":1652197283000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424318","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}