{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:46:43Z","timestamp":1769168803223,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424327","type":"proceedings-article","created":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T20:09:51Z","timestamp":1620677391000},"page":"221-226","source":"Crossref","is-referenced-by-count":3,"title":["Enabling ECC and Repair Features in an eFuse Box for Memory Repair Applications"],"prefix":"10.1109","author":[{"given":"Miguel","family":"Costa","sequence":"first","affiliation":[]},{"given":"Srikanth","family":"Beerla","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405850"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035324"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTEICT46194.2019.9016746"},{"key":"ref6","article-title":"An Optimal Memory BISR Implementation","volume":"8","author":"oomann","year":"2013","journal-title":"Journal of Computers"},{"key":"ref5","year":"2017","journal-title":"Tessent MemoryBIST User’s Manual Software Version 2017 4"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.19"},{"key":"ref7","article-title":"Fuse Area Reduction Based on Quantitative Yield Analysis and Effective Chip Cost","author":"garg","year":"0","journal-title":"2006 IEEE International SOC Conference"},{"key":"ref2","article-title":"Built-in self-repair (BISR) technique widely Used to repair embedded random access memories (RAMs)","volume":"1","author":"sridhar","year":"2012","journal-title":"International Journal of Computer Science Engineering (IJCSE)"},{"key":"ref9","article-title":"I-fuse: A Disruptive OTP Technology with Excellent Manufacturability","author":"chung","year":"0","journal-title":"Joint Symposium 2015 – eMDC and ISSM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2015.7437085"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424327.pdf?arnumber=9424327","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:41:22Z","timestamp":1652182882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424327\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424327","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}