{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T21:25:13Z","timestamp":1769635513170,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424341","type":"proceedings-article","created":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T20:09:51Z","timestamp":1620677391000},"page":"251-256","source":"Crossref","is-referenced-by-count":9,"title":["Variation Aware Timing Model of CMOS Inverter for an Efficient ECSM Characterization"],"prefix":"10.1109","author":[{"given":"Lomash Chandra","family":"Acharya","sequence":"first","affiliation":[]},{"given":"Arvind kumar","family":"Sharma","sequence":"additional","affiliation":[]},{"given":"Venkatraman","family":"Ramakrishan","sequence":"additional","affiliation":[]},{"given":"Ajoy","family":"Mandal","sequence":"additional","affiliation":[]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref3","article-title":"Ivan Sutherland, Robert F. Sproull, David Harris - Logical Effort: Designing Fast CMOS Circuits","author":"ivan sutherland","year":"1999","journal-title":"Morgan Kaufmann"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118433"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5235938"},{"key":"ref8","author":"sutaria","year":"2015","journal-title":"Modeling and Simulation Tools for Aging Effects in Scaled CMOS Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2336511"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523681"},{"key":"ref9","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391591"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424341.pdf?arnumber=9424341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:41:22Z","timestamp":1652182882000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424341","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}