{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T16:00:11Z","timestamp":1772726411753,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424349","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"60-66","source":"Crossref","is-referenced-by-count":12,"title":["Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators"],"prefix":"10.1109","author":[{"given":"Jan Moritz","family":"Joseph","sequence":"first","affiliation":[]},{"given":"Ananda","family":"Samajdar","sequence":"additional","affiliation":[]},{"given":"Lingjun","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2692(95)00008-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref15","article-title":"Hotspot 6.0: Validation, acceleration and extension","author":"stan","year":"2015","journal-title":"Tech Rep"},{"key":"ref16","article-title":"Deep residual learning for image recognition","volume":"abs 1512 3385","author":"he","year":"2015","journal-title":"CoRR"},{"key":"ref17","article-title":"Google’s neural machine translation system: Bridging the gap between human and machine translation","volume":"abs 1609 8144","author":"wu","year":"2016","journal-title":"CoRR"},{"key":"ref18","article-title":"Deepbench","year":"2017","journal-title":"github com\/baidu-research\/DeepBench"},{"key":"ref19","first-page":"5998","article-title":"Attention is all you need","author":"vaswani","year":"2017","journal-title":"Advances in neural information processing systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796486"},{"key":"ref3","article-title":"Forget moore’s law---chipmakers are more worried about heat and power issues","author":"perry","year":"2019","journal-title":"IEEE Spectrum"},{"key":"ref6","article-title":"Lakefield: Hybrid cores in a three dimensional package","author":"khushu","year":"2019","journal-title":"HOTCHIPS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature13570"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317919"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702753"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref9","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488956"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898043"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424349.pdf?arnumber=9424349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:22Z","timestamp":1652197282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424349","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}