{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T05:48:04Z","timestamp":1747374484484},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424350","type":"proceedings-article","created":{"date-parts":[[2021,5,10]],"date-time":"2021-05-10T20:09:51Z","timestamp":1620677391000},"page":"285-291","source":"Crossref","is-referenced-by-count":2,"title":["A Comprehensive Multi-Voltage Design Platform for System-Level Validation of Standard Cell Library"],"prefix":"10.1109","author":[{"given":"Akshay","family":"Kamath","sequence":"first","affiliation":[]},{"given":"Bharath","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Sunil","family":"Aggarwal","sequence":"additional","affiliation":[]},{"given":"Subramanian","family":"Parameswaran","sequence":"additional","affiliation":[]},{"given":"Mitesh","family":"Goyal","sequence":"additional","affiliation":[]},{"given":"Parag","family":"Lonkar","sequence":"additional","affiliation":[]},{"given":"Somasunder","family":"Sreenath","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref4"},{"year":"0","key":"ref3"},{"journal-title":"Magillem EDA Front-end design and documentation software","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118367"},{"year":"0","key":"ref11"},{"key":"ref5","article-title":"Circuit Design for Testing Standard Cell Libraries","author":"ribas","year":"2011","journal-title":"WCAS 30"},{"year":"0","key":"ref12"},{"journal-title":"IEEE Standard for Design and Verification of Low Power Integrated Circuits","year":"2008","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1990.186174"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2011.5941445"},{"journal-title":"Advanced Peripheral Bus (APB) Protocol Specification","year":"2004","key":"ref9"},{"key":"ref1","first-page":"161","article-title":"Standard cell library development","author":"jambek","year":"1999","journal-title":"ICM’99 Proceedings Eleventh International Conference on Microelectronics"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2021,4,7]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424350.pdf?arnumber=9424350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:41:23Z","timestamp":1652182883000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424350","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}