{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:32:12Z","timestamp":1783715532844,"version":"3.55.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,7]],"date-time":"2021-04-07T00:00:00Z","timestamp":1617753600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4,7]]},"DOI":"10.1109\/isqed51717.2021.9424366","type":"proceedings-article","created":{"date-parts":[[2021,5,11]],"date-time":"2021-05-11T00:09:51Z","timestamp":1620691791000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["PVT and Aging Degradation Invariant Automated Optimization Approach for CMOS Low-Power High-Performance VLSI Circuits"],"prefix":"10.1109","author":[{"given":"Hema Sai","family":"Kalluru","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prasenjit","family":"Saha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andleeb","family":"Zahra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zia","family":"Abbas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2353578"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479715"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NETACT.2017.8076742"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697718"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702068"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007958"},{"key":"ref17","first-page":"458","article-title":"NCGA: Neighborhood Cultivation Genetic Algorithm for Multi-Objective Optimization Problems","volume":"43","author":"watanabe","year":"2002","journal-title":"IPSJ J"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref19","article-title":"SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization","volume":"3242","author":"zitzler","year":"2001","journal-title":"SPEA2 Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-016-0878-2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2901907"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00060"},{"key":"ref7","year":"0","journal-title":"Model card 22nm"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2269-3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.10.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CIS.2013.10"},{"key":"ref22","year":"0","journal-title":"HSPICE MOS Reliability Analysis (MOSRA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"ref23","article-title":"Optimal transistor sizing for maximum yield in variation-aware standard cell design","volume":"44","author":"abbas","year":"2015","journal-title":"International Journal of Circuit Theory and Applications"}],"event":{"name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2021,4,7]]},"end":{"date-parts":[[2021,4,9]]}},"container-title":["2021 22nd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424228\/9424248\/09424366.pdf?arnumber=9424366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:22Z","timestamp":1652197282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9424366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,7]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed51717.2021.9424366","relation":{},"subject":[],"published":{"date-parts":[[2021,4,7]]}}}