{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:49:48Z","timestamp":1781884188045,"version":"3.54.5"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/isqed54688.2022.9806155","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:46:20Z","timestamp":1656531980000},"page":"1-7","source":"Crossref","is-referenced-by-count":7,"title":["Analysis of the Security Vulnerabilities of 2.5-D and 3-D Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Vaibhav Venugopal","family":"Rao","sequence":"first","affiliation":[{"name":"Drexel University,Philadelphia,Pennslyvania,19104"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"University of California, Davis,Davis,California,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University,Philadelphia,Pennslyvania,19104"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2016.7835570"},{"key":"ref10","first-page":"727","article-title":"Full Chip Thermal Analysis of Planar (2-D) and Vertically Integrated (3-D) High Performance ICs","author":"im","year":"2000","journal-title":"Proceedings of the IEEE International Electron Devices Meeting"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8740833"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.03.009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282148"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060500"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2017.20"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2017.7938027"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967053"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00296-0_5"},{"key":"ref4","author":"pavlidis","year":"2017","journal-title":"Three-dimensional Integrated Circuit Design (Second Edition)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966373"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.25"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280818"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2013.6745683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176689"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802475"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00093"},{"key":"ref22","article-title":"Thermal Covert Channels on Multi-core Platforms","author":"masti","year":"2015","journal-title":"Proceedings of the USENIX Security Symposium (USENIX Security 15)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541535"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753336"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062293"},{"key":"ref26","article-title":"A Comprehensive Study of the Hardware Trojan and Side- Channel Attacks in Three-Dimensional (3-D) Integrated Circuits (ICs)","author":"zhang","year":"2021","journal-title":"Doctoral Dissertation 2642 University of New Hampshire"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225212"}],"event":{"name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2022,4,6]]},"end":{"date-parts":[[2022,4,7]]}},"container-title":["2022 23rd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806045\/9806137\/09806155.pdf?arnumber=9806155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:14:23Z","timestamp":1658780063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/isqed54688.2022.9806155","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}