{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:22:20Z","timestamp":1775042540453,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/isqed54688.2022.9806251","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:46:20Z","timestamp":1656531980000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Building Post-layout Performance Model of Analog\/RF Circuits by Fine-tuning Technique"],"prefix":"10.1109","author":[{"given":"Zhikai","family":"Wang","sequence":"first","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenfei","family":"Hu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingbo","family":"Zhou","sequence":"additional","affiliation":[{"name":"Baidu Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruitao","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejing","family":"Dou","sequence":"additional","affiliation":[{"name":"Baidu Research"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zuochang","family":"Ye","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Institute of Microelectronics, School of Integrated Circuits,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116330"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488812"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415687"},{"key":"ref14","article-title":"Neural networks for the modeling of aggregate crushing operations","author":"larison","year":"1999"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2008.4595710"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2598184"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415686"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref19","article-title":"Gcn-rl circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2012.01.003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2284109"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116366"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2021.9010042"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00494"}],"event":{"name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2022,4,6]]},"end":{"date-parts":[[2022,4,7]]}},"container-title":["2022 23rd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806045\/9806137\/09806251.pdf?arnumber=9806251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:14:08Z","timestamp":1658780048000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed54688.2022.9806251","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}