{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:19:32Z","timestamp":1740100772111,"version":"3.37.3"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/isqed54688.2022.9806258","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:46:20Z","timestamp":1656531980000},"page":"120-126","source":"Crossref","is-referenced-by-count":2,"title":["FastMem: A Fast Architecture-aware Memory Layout Design"],"prefix":"10.1109","author":[{"given":"Alok","family":"Parmar","sequence":"first","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kailash","family":"Prasad","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Gandhinagar,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nanditha","family":"Rao","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Gandhinagar,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.864392"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2014.6948971"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852665"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref7","article-title":"Cacti 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00052"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.94"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"}],"event":{"name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2022,4,6]]},"location":"Santa Clara, CA, USA","end":{"date-parts":[[2022,4,7]]}},"container-title":["2022 23rd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806045\/9806137\/09806258.pdf?arnumber=9806258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:14:10Z","timestamp":1658780050000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed54688.2022.9806258","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}