{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:56:00Z","timestamp":1771613760676,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/isqed54688.2022.9806273","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T15:46:20Z","timestamp":1656517580000},"page":"39-44","source":"Crossref","is-referenced-by-count":1,"title":["Functional Level Abstraction and Simulation of Verilog-AMS Piecewise Linear Models"],"prefix":"10.1109","author":[{"given":"Sadia","family":"Azam","sequence":"first","affiliation":[{"name":"University of Verona,Department of Computer Science,Italy"}]},{"given":"Nicola","family":"Dall'Ora","sequence":"additional","affiliation":[{"name":"University of Verona,Department of Computer Science,Italy"}]},{"given":"Enrico","family":"Fraccaroli","sequence":"additional","affiliation":[{"name":"University of Verona,Department of Computer Science,Italy"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[{"name":"University of Verona,Department of Computer Science,Italy"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205168"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.841071"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929838"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715184"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2006.05.171"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.02.001"},{"key":"ref17","article-title":"Introduction to the ginac framework for symbolic computation within the c++ programming language","year":"2002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/436328"},{"key":"ref19","author":"kundertand","year":"2006","journal-title":"The Designer's Guide to Verilog-AMS"},{"key":"ref4","first-page":"196","article-title":"Piecewise linear modeling of nonlinear devices for formal verification of analog circuits","author":"yan zhang","year":"2012","journal-title":"2012 Formal Methods in Computer-Aided Design (FMCAD) FMCAD"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1080\/02564602.2015.1018349","article-title":"Simulation of piecewise-linear one-dimensional chaotic maps by verilog-a","volume":"32","author":"tlelo-cuautle","year":"2015","journal-title":"IETE Technical Review"},{"key":"ref6","article-title":"Spectre circuit simulator reference manual","year":"2020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2003.820061"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPCES.2014.7062809"},{"key":"ref7","author":"kundert","year":"1995","journal-title":"The Designer's Guide to SPICE and Spectre"},{"key":"ref2","article-title":"Cadence virtual system platform","year":"2021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2005.1442036"},{"key":"ref9","article-title":"Spice users guide","year":"0"},{"key":"ref20","article-title":"Spice model of memristor with nonlinear dopant drift","volume":"18","author":"biolek","year":"2009","journal-title":"Radioengineering"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181881"}],"event":{"name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2022,4,6]]},"end":{"date-parts":[[2022,4,7]]}},"container-title":["2022 23rd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806045\/9806137\/09806273.pdf?arnumber=9806273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T16:14:16Z","timestamp":1658765656000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed54688.2022.9806273","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}