{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:41:08Z","timestamp":1776879668231,"version":"3.51.2"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:00:00Z","timestamp":1649203200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020487","name":"Nature","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020487","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4,6]]},"DOI":"10.1109\/isqed54688.2022.9806286","type":"proceedings-article","created":{"date-parts":[[2022,6,29]],"date-time":"2022-06-29T19:46:20Z","timestamp":1656531980000},"page":"114-119","source":"Crossref","is-referenced-by-count":12,"title":["Integrated Power Delivery Methodology for 3D ICs"],"prefix":"10.1109","author":[{"given":"Yousef","family":"Safari","sequence":"first","affiliation":[{"name":"McGill University,The Heterogeneous Integration Knowledge (THInK) Team,Department of Electrical and Computer Engineering,Montreal,QC,Canada,H3A 0E9"}]},{"given":"Boris","family":"Vaisband","sequence":"additional","affiliation":[{"name":"McGill University,The Heterogeneous Integration Knowledge (THInK) Team,Department of Electrical and Computer Engineering,Montreal,QC,Canada,H3A 0E9"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858438"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"ref13","first-page":"148","article-title":"A Digitally Controlled Fully Integrated Voltage Regulator with 3D-TSV based On-Die Solenoid Inductor with Backside Planar Magnetic Core in 14nm Tri-gate CMOS","author":"krishnamurthy","year":"2017","journal-title":"Symposium on VLSI Technology"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2773637"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8557715"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2017.7931005"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223648"},{"key":"ref18","article-title":"Integrated Power Solution with Quad Low Noise Buck Regulators","year":"2019","journal-title":"Analog Devices"},{"key":"ref19","article-title":"2.4-V to 5.5-V Input, 1-, 2-, 3-, 4-A Step-down Converter with 1% Output Accuracy in 1.5-mm × 1.5-mm QFN Package","year":"2018"},{"key":"ref28","first-page":"69","author":"kirschman","year":"1999","journal-title":"The Influence of Temperature on Integrated Circuit Failure Mechanisms"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2019.8722246"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401673"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2230408"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993498"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"ref2","author":"pavlidis","year":"2017","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0962-6"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2309680"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.1994.367660"},{"key":"ref24","article-title":"Cadence Design Systems","year":"2021"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/TCPMT.2010.2101771","article-title":"PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P\/G TSV Array Model Based on Separated P\/G TSV and Chip-PDN Models","volume":"1","author":"pak","year":"2011","journal-title":"IEEE Transactions on Components Packaging and Manufacturing Technology"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763053"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"}],"event":{"name":"2022 23rd International Symposium on Quality Electronic Design (ISQED)","location":"Santa Clara, CA, USA","start":{"date-parts":[[2022,4,6]]},"end":{"date-parts":[[2022,4,7]]}},"container-title":["2022 23rd International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9806045\/9806137\/09806286.pdf?arnumber=9806286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:14:23Z","timestamp":1658780063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9806286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isqed54688.2022.9806286","relation":{},"subject":[],"published":{"date-parts":[[2022,4,6]]}}}