{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:37:33Z","timestamp":1740101853994,"version":"3.37.3"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129284","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T17:33:09Z","timestamp":1684949589000},"page":"1-9","source":"Crossref","is-referenced-by-count":2,"title":["Attributed Graph Transformation for Generating Synthetic Benchmarks for Hardware Security"],"prefix":"10.1109","author":[{"given":"Juneeth Kumar","family":"Meka","sequence":"first","affiliation":[{"name":"University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,Ohio,USA,45221-0030"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Electrical and Computer Engineering Department,Cincinnati,Ohio,USA,45221-0030"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2022.3166675"},{"year":"2020","article-title":"RoboGrammar: Graph Grammar for Terrain-Optimized Robot Design","key":"ref35"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/s41635-017-0001-6"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/CoG47356.2020.9231526"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/43.863641"},{"year":"2022","author":"guo","journal-title":"Data-efficient graph grammar learning for molecular generation","key":"ref37"},{"key":"ref14","first-page":"v","article-title":"Generating random benchmark circuits for floorplanning","volume":"5","author":"wan","year":"2004","journal-title":"2004 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"year":"2004","author":"beck","article-title":"Graph grammars as models for the evolution of developmental pathways","key":"ref36"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1609\/aaai.v35i4.16399"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/DATE.2009.5090755"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCD.2013.6657085"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1145\/3102071.3102079"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2228360.2228378"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1016\/j.autcon.2020.103288"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISQED.2019.8697421"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-3-662-47980-3"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCAS.2000.858726"},{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/HST.2015.7140252"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/611817.611875"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"11","DOI":"10.25080\/TCWV9851","article-title":"Exploring network structure, dynamics, and function using networkx","author":"hagberg","year":"2008","journal-title":"Proceedings of the 7th Python in Science Conference"},{"key":"ref19","first-page":"94","article-title":"Characterization and parameterized random generation of digital circuits","author":"hutton","year":"1996","journal-title":"Proceedings of the 33rd Annual Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/43.728919"},{"key":"ref24","first-page":"5","author":"heckel","year":"2020","journal-title":"Graph Transformation Concepts"},{"key":"ref23","volume":"3","author":"ehrig","year":"1999","journal-title":"Handbook of Graph Grammars and Computing by Graph Transformation"},{"year":"2021","article-title":"Groove","key":"ref26"},{"year":"2022","article-title":"AGG","key":"ref25"},{"year":"2003","author":"hutton","article-title":"Clustered and iterative synthetic circuit generation","key":"ref20"},{"year":"0","article-title":"Benchmarks-link","key":"ref42"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1109\/ISCAS.2019.8702683"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1142\/3303"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1007\/s41635-018-0036-3"},{"year":"2021","article-title":"Porgy","key":"ref28"},{"year":"2021","article-title":"Greta","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1016\/j.jvlc.2012.10.003"},{"year":"0","author":"albrecht","article-title":"Iwls 2005 benchmarks","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1960397.1960429"},{"key":"ref9","article-title":"The epfl combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)"},{"key":"ref4","article-title":"Notes on the ISCAS’89 Benchmark Circuits","author":"brglez","year":"1989","journal-title":"Tech Rep"},{"key":"ref3","first-page":"677","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"brglez","year":"1985","journal-title":"Proceedings of IEEE Int’l Symposium Circuits and Systems (ISCAS 85)"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/54.867894"},{"year":"1991","author":"yang","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","key":"ref5"},{"key":"ref40","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","volume":"abs 1801 4961","author":"karmakar","year":"2018","journal-title":"CoRR"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2023,4,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129284.pdf?arnumber=10129284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T01:13:53Z","timestamp":1729473233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129284","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}