{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:59:10Z","timestamp":1780444750675,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129285","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T17:33:09Z","timestamp":1684949589000},"page":"1-8","source":"Crossref","is-referenced-by-count":7,"title":["Metal Inter-layer Via Keep-out-zone in M3D IC: A Critical Process-aware Design Consideration"],"prefix":"10.1109","author":[{"given":"Madhava Sarma","family":"Vemuri","sequence":"first","affiliation":[{"name":"North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Umamaheswara Rao","family":"Tida","sequence":"additional","affiliation":[{"name":"North Dakota State University,Department of Electrical and Computer Engineering,Fargo,North Dakota,58105"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831837"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC49529.2020.9524756"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184698"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919606"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2338862"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319485"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768330"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556234"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2686426"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112736"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2016.7804405"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/16.887018"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2894982"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262978"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838032"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3051250"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268316"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2016.7599627"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891300"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372102"},{"key":"ref4","article-title":"An Improved Quadrature Voltage-Controlled Oscillator with Through-Silicon-Via Inductor in Three-dimensional Integrated Circuits","author":"li","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2887053"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948770"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,4,5]]},"end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129285.pdf?arnumber=10129285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:55:16Z","timestamp":1686592516000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129285\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129285","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}