{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:47:33Z","timestamp":1780444053443,"version":"3.54.1"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129314","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T13:33:09Z","timestamp":1684935189000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Scalable Array Design for III-V Compound Semiconductor-based Nonvolatile Memory (UltraRAM) with Separate Read-Write Paths"],"prefix":"10.1109","author":[{"given":"Shamiul","family":"Alam","sequence":"first","affiliation":[{"name":"University of Tennessee,Dept. of Electrical Engineering and Computer Science,Knoxville,TN,USA,37996"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kazi","family":"Asifuzzaman","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory,Oak Ridge,TN,USA,37830"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ahmedullah","family":"Aziz","sequence":"additional","affiliation":[{"name":"University of Tennessee,Dept. of Electrical Engineering and Computer Science,Knoxville,TN,USA,37996"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939104"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175544"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-021-03560-w"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2011.6137107"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANO54668.2022.9928710"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3389\/fnano.2021.734121"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2888913"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1126\/science.1110549"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref19","article-title":"Electronic memory devices","author":"hayne","year":"2019","journal-title":"US Patent"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DRC55272.2022.9855813"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-021-87056-7"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2017.7999425"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.202101103"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-45370-1"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2957037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461742"},{"key":"ref7","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.115"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref3","article-title":"Cryogenic Memory Technologies","author":"alam","year":"2021","journal-title":"Arxiv Prepr"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.220908"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0529"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,4,5]]},"end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129314.pdf?arnumber=10129314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:55:06Z","timestamp":1686578106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129314","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}