{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,2]],"date-time":"2025-11-02T12:46:10Z","timestamp":1762087570155,"version":"build-2065373602"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129320","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T17:33:09Z","timestamp":1684949589000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["Novel Implementation of High-Performance Polynomial Multiplication for Unified KEM Saber based on TMVP Design Strategy"],"prefix":"10.1109","author":[{"given":"Pengzhou","family":"He","sequence":"first","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19087"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiafeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Villanova University,Department of Electrical and Computer Engineering,Villanova,PA,USA,19087"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"High-performance polynomial multiplication hardware accelerators for kem saber and ntru","author":"carter","year":"2022","journal-title":"Cryptology ePrint Archive"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3048395"},{"key":"ref15","first-page":"1","article-title":"Compact coprocessor for KEM Saber: Novel scalable matrix originated processing","author":"he","year":"2021","journal-title":"The NIST Third Standardization Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586219"},{"key":"ref11","first-page":"443","article-title":"High-speed instruction-set coprocessor for lattice-based key encapsulation mechanism: Saber in hardware","author":"roy","year":"2020","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107585"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.19"},{"key":"ref16","first-page":"1","article-title":"High-speed hardware architectures and fair FPGA benchmarking of CRYSTALS-Kyber, NTRU, and Saber","author":"dang","year":"2021","journal-title":"The NIST Third Standardization Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2495758"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.276"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00083"},{"article-title":"Low-latency vlsi architectures for modular polynomial multiplication via fast filtering and applications to lattice-based cryptography","year":"2021","author":"tan","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD53106.2021.00031"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2980387"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741034"},{"article-title":"TMVP-based multiplication for polynomial quotient rings and application to Saber on ARM Cortex-M4","year":"2020","author":"paksoy","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903289"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3160394"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053653"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89339-6_16"},{"article-title":"SABER: Mod-LWR based KEM (Round 3 Submission)","year":"0","author":"d\u2019anvers","key":"ref7"},{"key":"ref9","first-page":"1","article-title":"Compact domain-specific co-processor for accelerating module lattice-based KEM","author":"mera","year":"2020","journal-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1568318.1568324"},{"year":"2020","key":"ref3","article-title":"Post quantum cryptography round 3 submissions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29011-4_42"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13190-5_1"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2023,4,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129320.pdf?arnumber=10129320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:55:18Z","timestamp":1686592518000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129320","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}