{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,2]],"date-time":"2025-11-02T12:45:57Z","timestamp":1762087557441,"version":"build-2065373602"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129364","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T17:33:09Z","timestamp":1684949589000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["DSEAdd: FPGA based Design Space Exploration for Approximate Adders with Variable Bit-precision"],"prefix":"10.1109","author":[{"given":"Archie","family":"Mishra","sequence":"first","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nanditha","family":"Rao","sequence":"additional","affiliation":[{"name":"International Institute of Information Technology,Bangalore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2598283"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415732"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2044365"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342140"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5573\/IEIESPC.2020.9.3.252"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007986707921"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218533"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317781"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/NorCAS51424.2020.9265138"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/elex.17.20200218"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8111212"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2015.25"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2424212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2023,4,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129364.pdf?arnumber=10129364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:55:19Z","timestamp":1686592519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129364","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}