{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:10:11Z","timestamp":1780445411550,"version":"3.54.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,5]],"date-time":"2023-04-05T00:00:00Z","timestamp":1680652800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4,5]]},"DOI":"10.1109\/isqed57927.2023.10129373","type":"proceedings-article","created":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T13:33:09Z","timestamp":1684935189000},"page":"1-8","source":"Crossref","is-referenced-by-count":8,"title":["Reverse Engineering Word-Level Models from Look-Up Table Netlists"],"prefix":"10.1109","author":[{"given":"Ram Venkat","family":"Narayanan","sequence":"first","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aparajithan","family":"Nathamuni Venkatesan","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kishore","family":"Pula","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sundarakumar","family":"Muthukumaran","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[{"name":"University of Cincinnati,Digital Design Environments Lab,ECE Department,Cincinnati,Ohio,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-021-00268-5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref3","article-title":"Project X-Ray"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2294918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987599"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2016p0342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339165"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2901949"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i4.309-336"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2953752"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275142"},{"key":"ref12","article-title":"Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide (UG953)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581568"},{"key":"ref15","article-title":"7 Series FPGAs Memory Resources User Guide (UG473)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3323419"},{"key":"ref17","author":"Wolf","year":"2016","journal-title":"Yosys open synthesis suite"},{"key":"ref18","volume":"17","author":"Mishchenko","year":"2007","journal-title":"ABC: A system for sequential synthesis and verification"},{"key":"ref19","article-title":"The reference community for Free and Open Source gateware IP cores"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"}],"event":{"name":"2023 24th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,4,5]]},"end":{"date-parts":[[2023,4,7]]}},"container-title":["2023 24th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10129281\/10129282\/10129373.pdf?arnumber=10129373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T07:16:51Z","timestamp":1768979811000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10129373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed57927.2023.10129373","relation":{},"subject":[],"published":{"date-parts":[[2023,4,5]]}}}