{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T19:19:47Z","timestamp":1735586387214},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,3]],"date-time":"2024-04-03T00:00:00Z","timestamp":1712102400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,3]]},"DOI":"10.1109\/isqed60706.2024.10528712","type":"proceedings-article","created":{"date-parts":[[2024,5,16]],"date-time":"2024-05-16T17:21:18Z","timestamp":1715880078000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["A novel virtual prototyping methodology for timing-accurate simulation of AMS circuits"],"prefix":"10.1109","author":[{"given":"Teo","family":"Vallone","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Italy"}]},{"given":"Hayri Verner","family":"Hasou","sequence":"additional","affiliation":[{"name":"Infineon Technologies Pavia,Italy"}]},{"given":"Ernesto","family":"Colizzi","sequence":"additional","affiliation":[{"name":"Infineon Technologies Pavia,Italy"}]},{"given":"Sara","family":"Vinco","sequence":"additional","affiliation":[{"name":"Politecnico di Torino,Italy"}]},{"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Italy"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3505170.3511042"},{"key":"ref2","article-title":"Mixed-signal design verification: Leveraging the best of AMS and DMS","author":"Rock","year":"2022","journal-title":"Proc. of DVCON"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351864"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705129"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3105028"},{"key":"ref6","first-page":"1","article-title":"Automatic analog-on-top chip-level schematic generation based on wire-by-name methodology juergen wittmann, carsten wegener","author":"Wittmann","year":"2018","journal-title":"GMM\/ITG ANALOG"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774699"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref10","first-page":"1","article-title":"Verification of analog\/mixed-signal systems with aadd","author":"Zivkovic","year":"2018","journal-title":"GMM\/ITG ANALOG"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia.2012.6458620"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2815919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350917"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3072951"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSSE.2007.4294417"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2019.8876957"},{"volume-title":"Liberty Reference Manual","year":"2007","author":"Mishchenko","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090672"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2009.5338893"},{"key":"ref20","article-title":"Skywater130 library documentation"},{"key":"ref21","article-title":"Skywater130 libraries and netlists"},{"key":"ref22","article-title":"Openroad suite"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref24","article-title":"ISCAS 74-x benchmark suites"},{"key":"ref25","article-title":"Yosys suite version 2023-10-06"},{"key":"ref26","article-title":"Coside environment (version 3.0)"},{"key":"ref27","article-title":"Analog benchmark circuits"}],"event":{"name":"2024 25th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2024,4,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2024,4,5]]}},"container-title":["2024 25th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10528356\/10528364\/10528712.pdf?arnumber=10528712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,17]],"date-time":"2024-05-17T05:08:53Z","timestamp":1715922533000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10528712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isqed60706.2024.10528712","relation":{},"subject":[],"published":{"date-parts":[[2024,4,3]]}}}