{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:08:27Z","timestamp":1748750907030,"version":"3.41.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2022-03027"],"award-info":[{"award-number":["RGPIN-2022-03027"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,23]]},"DOI":"10.1109\/isqed65160.2025.11014310","type":"proceedings-article","created":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:43:30Z","timestamp":1748627010000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating LLM-Based Communicative Agents for Verilog Design"],"prefix":"10.1109","author":[{"given":"Parker","family":"Link","sequence":"first","affiliation":[{"name":"Schulich School of Engineering, University of Calgary,Department of Electrical and Software Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Schulich School of Engineering, University of Calgary,Department of Electrical and Software Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","year":"2023","author":"Zhong","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430634"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3374558"},{"volume-title":"Evaluating Large Language Models Trained on Code","year":"2021","author":"Chen","key":"ref7"},{"volume-title":"Problem sets - HDLBits","key":"ref8"},{"volume-title":"AutoChip: Automating HDL Generation Using LLM Feedback","year":"2023","author":"Thakur","key":"ref9"},{"volume-title":"Chip-Chat: Challenges and Opportunities in Conversational Hardware Design","year":"2023","author":"Blocklove","key":"ref10"},{"volume-title":"Source Code Analysis Tools","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833571"},{"volume-title":"Purple Llama CyberSecEval: A Secure Coding Benchmark for Language Models","year":"2023","author":"Bhatt","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/TIFS.2024.3372809","article-title":"(Security) Assertions by Large Language Models","volume-title":"IEEE Transactions on Information Forensics and Security","author":"Kande","year":"2024"},{"volume-title":"AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs","year":"2024","author":"Fang","key":"ref15"},{"volume-title":"All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification","year":"2024","author":"Gadde","key":"ref16"},{"volume-title":"Communicative Agents for Software Development","year":"2023","author":"Qian","key":"ref17"},{"volume-title":"Evaluating llm-based communicative agents for verilog design - experiment log artifacts","year":"2025","author":"Link","key":"ref18"}],"event":{"name":"2025 26th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2025,4,23]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,4,25]]}},"container-title":["2025 26th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11014297\/11014302\/11014310.pdf?arnumber=11014310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:59:58Z","timestamp":1748667598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11014310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,23]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed65160.2025.11014310","relation":{},"subject":[],"published":{"date-parts":[[2025,4,23]]}}}