{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:08:16Z","timestamp":1748750896866,"version":"3.41.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,23]]},"DOI":"10.1109\/isqed65160.2025.11014379","type":"proceedings-article","created":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:43:30Z","timestamp":1748627010000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Efficient QoS-Aware Scheduling for S-NUCA Many-Cores"],"prefix":"10.1109","author":[{"given":"Sudam M.","family":"Wasala","sequence":"first","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurre","family":"Wolff","sequence":"additional","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yixian","family":"Shen","sequence":"additional","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Clemens","family":"Grelck","sequence":"additional","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy D.","family":"Pimentel","sequence":"additional","affiliation":[{"name":"Informatics Institute, University of Amsterdam,The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1809049.1809065"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667186"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3023022"},{"key":"ref4","article-title":"Npu-accelerated imitation learning for thermal optimizationof qos-constrained heterogeneous multi-cores","author":"Rapp","year":"2018","journal-title":"TODAES"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2866594"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proceedings of the 42nd annual IEEE\/acm international symposium on microarchitecture","author":"Li","year":"2009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01734-6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.29"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1145\/1999946.1999983","article-title":"Reducing network-on-chip energy consumption through spatial locality speculation","volume-title":"Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip","author":"Kim","year":"2011"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3343030"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116510"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136895"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195994"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715134"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1454115.1454128","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"Bienia","year":"2008"}],"event":{"name":"2025 26th International Symposium on Quality Electronic Design (ISQED)","start":{"date-parts":[[2025,4,23]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,4,25]]}},"container-title":["2025 26th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11014297\/11014302\/11014379.pdf?arnumber=11014379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:45:49Z","timestamp":1748666749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11014379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,23]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed65160.2025.11014379","relation":{},"subject":[],"published":{"date-parts":[[2025,4,23]]}}}