{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:49:48Z","timestamp":1781884188073,"version":"3.54.5"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T00:00:00Z","timestamp":1745366400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100009192","name":"Alberta Innovates","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009192","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2022-03027"],"award-info":[{"award-number":["RGPIN-2022-03027"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,23]]},"DOI":"10.1109\/isqed65160.2025.11014404","type":"proceedings-article","created":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T17:43:30Z","timestamp":1748627010000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Toward Automated Potential Primary Asset Identification in Verilog Designs"],"prefix":"10.1109","author":[{"given":"Subroto Kumer","family":"Deb Nath","sequence":"first","affiliation":[{"name":"Schulich School of Engineering, University of Calgary,Department of Electrical and Software Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Schulich School of Engineering, University of Calgary,Department of Electrical and Software Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224330"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-49025-0","volume-title":"Hardware IP Security and Trust","author":"Mishra","year":"2017"},{"key":"ref4","first-page":"1","article-title":"Asset Identification for Electronic Design IP","year":"2024","journal-title":"Asset Identification for Electronic Design IP"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3387875"},{"key":"ref6","volume-title":"accellera.org","year":"2024"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441039"},{"key":"ref8","first-page":"2021","volume":"10","year":"2009","journal-title":"Arm security technology: Building a secure system using trust-zone technology"},{"key":"ref9","volume-title":"What is the CIA Triad and Why is it important?"},{"key":"ref10","volume-title":"CWE - Common Weakness Enumeration - cwe.mitre.org","year":"2024"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS56346.2023.10140100"},{"issue":"1","key":"ref12","first-page":"21","article-title":"System-on-Chip Platform Security Assurance: Architecture and Validation","volume-title":"Proceedings of the IEEE","volume":"106","author":"Ray","year":"2018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8226017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2023.3251954"},{"key":"ref15","article-title":"Open source silicon root of trust (RoT) | OpenTitan","volume-title":"OpenTitan"}],"event":{"name":"2025 26th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,4,23]]},"end":{"date-parts":[[2025,4,25]]}},"container-title":["2025 26th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11014297\/11014302\/11014404.pdf?arnumber=11014404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T05:00:41Z","timestamp":1748667641000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11014404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,23]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed65160.2025.11014404","relation":{},"subject":[],"published":{"date-parts":[[2025,4,23]]}}}