{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T05:03:48Z","timestamp":1780031028968,"version":"3.53.1"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,8]]},"DOI":"10.1109\/isqed69900.2026.11534657","type":"proceedings-article","created":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:26:58Z","timestamp":1780007218000},"page":"1-9","source":"Crossref","is-referenced-by-count":0,"title":["Multi-Level Cell Memory Driven Efficient Cache Organization"],"prefix":"10.1109","author":[{"given":"Binu","family":"Christopher","sequence":"first","affiliation":[{"name":"North Dakota State University,Fargo,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rwicheek","family":"Sarker","sequence":"additional","affiliation":[{"name":"North Dakota State University,Fargo,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek M.","family":"Bhasi","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University,PA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sumitha","family":"George","sequence":"additional","affiliation":[{"name":"North Dakota State University,Fargo,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042051"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref3","first-page":"454","article-title":"Efficiently enabling conventional block sizes for very large die-stacked dram caches","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Loh"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228521"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2665543"},{"key":"ref9","first-page":"526","article-title":"Multi-level cell sttram: Is it realistic or just a dream?","volume-title":"2012 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhang"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iccad.2013.6691153"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974672"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323756"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3169458"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879788"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804938"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3014361"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3014361"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377981"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-SmartCity-DSS.2016.0083"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DASC-PICom-DataCom-CyberSciTec.2017.189"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240840"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2705125"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858414"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/40.621212"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3082004"}],"event":{"name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,4,8]]},"end":{"date-parts":[[2026,4,10]]}},"container-title":["2026 27th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11534651\/11534652\/11534657.pdf?arnumber=11534657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T04:24:24Z","timestamp":1780028664000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11534657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isqed69900.2026.11534657","relation":{},"subject":[],"published":{"date-parts":[[2026,4,8]]}}}