{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T05:03:18Z","timestamp":1780030998295,"version":"3.53.1"},"reference-count":70,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,8]]},"DOI":"10.1109\/isqed69900.2026.11534671","type":"proceedings-article","created":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:26:58Z","timestamp":1780007218000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Closing the Loop: Overcoming the Tool-Feedback Gap in Agentic Hardware Design"],"prefix":"10.1109","author":[{"given":"Mohammadnavid","family":"Tarighat","sequence":"first","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin Immanuel","family":"Gubbi","sequence":"additional","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Neusha","family":"Javidnia","sequence":"additional","affiliation":[{"name":"University of California San Diego,Department of Electrical and Computer Engineering,La Jolla,CA,92093"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Noah","family":"Marosok","sequence":"additional","affiliation":[{"name":"University of California San Diego,Department of Electrical and Computer Engineering,La Jolla,CA,92093"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soheil","family":"Zibakhsh-Shabgahi","sequence":"additional","affiliation":[{"name":"University of California San Diego,Department of Electrical and Computer Engineering,La Jolla,CA,92093"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marcus","family":"Halm","sequence":"additional","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahdi Pirayesh Shirazi","family":"Nejad","sequence":"additional","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farinaz","family":"Koushanfar","sequence":"additional","affiliation":[{"name":"University of California San Diego,Department of Electrical and Computer Engineering,La Jolla,CA,92093"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs","author":"Abdelatty","year":"2024","journal-title":"arXiv.org"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299874"},{"key":"ref3","article-title":"DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base","author":"Ibnat","year":"2025","journal-title":"arXiv.org"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240830"},{"key":"ref5","article-title":"Towards LLM-Powered Verilog RTL Assistant: Self-Verification and SelfCorrection","author":"Huang","year":"2024","journal-title":"arXiv.org"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3617851"},{"key":"ref7","article-title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","author":"Wang","year":"2025","journal-title":"arXiv.org"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043832"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740198"},{"key":"ref10","article-title":"Pluto: A Benchmark for Evaluating Efficiency of LLM-generated Hardware Code","author":"Abdelatty","year":"2025","journal-title":"arXiv.org"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3727980"},{"key":"ref12","article-title":"ChipSeek-R1: Generating Human-Surpassing RTL with LLM via Hierarchical Reward-Driven Reinforcement Learning","author":"Chen","year":"2025","journal-title":"arXiv.org"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992789"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240771"},{"key":"ref15","article-title":"Can EDA Tool Feedback Improve Verilog Generation by LLMs?","author":"Blocklove","year":"2024","journal-title":"arXiv.org"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32007"},{"key":"ref17","article-title":"MAGE: A Multi-Agent Engine for Automated RTL Code Generation","author":"Zhao","year":"2024","journal-title":"arXiv.org"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676830"},{"key":"ref20","article-title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","author":"Yang","year":"2025","journal-title":"Preprints.org"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/COINS65080.2025.11125787"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"ref23","article-title":"AutoChip: Automating HDL Generation Using LLM Feedback","author":"Thakur","year":"2023","journal-title":"arXiv.org"},{"key":"ref24","article-title":"RTLFixer: Automatically Fixing RTL Syntax Errors with Large Language Models","author":"Tsai","year":"2023","journal-title":"arXiv.org"},{"key":"ref25","article-title":"AIvril: AI-Driven RTL Generation With Verification In-The-Loop","author":"Islam","year":"2024","journal-title":"arXiv.org"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00033"},{"key":"ref27","article-title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework Using Open EDA","author":"Jiang","year":"2024","journal-title":"arXiv.org"},{"key":"ref28","article-title":"Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence","author":"Qin","year":"2025","journal-title":"arXiv.org"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.3390\/app152111390"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00036"},{"key":"ref31","article-title":"MACO: A Multi-Agent LLM-Based Hardware\/Software Co-Design Framework for CGRAs","author":"Jiang","year":"2025","journal-title":"arXiv"},{"key":"ref32","article-title":"Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation","author":"Sami","year":"2025","journal-title":"arXiv.org"},{"key":"ref33","article-title":"VFlow: Discovering Optimal Agentic Workflows for Verilog Generation","author":"Wei","year":"2025","journal-title":"arXiv.org"},{"key":"ref34","article-title":"CoopetitiveV: Leveraging LLMpowered Coopetitive Multi-Agent Prompting for High-quality Verilog Generation","author":"Mi","year":"2024","journal-title":"arXiv.org"},{"key":"ref35","article-title":"VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation","author":"Ping","year":"2025","journal-title":"arXiv"},{"key":"ref36","article-title":"JARVIS: A Multi-Agent Code Assistant for High-Quality EDA Script Generation","author":"Pasandi","year":"2025","journal-title":"arXiv.org"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED65160.2025.11014463"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED65674.2025.11261756"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240679"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240818"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691810"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD58807.2023.10299852"},{"key":"ref43","article-title":"VerilogEval: Evaluating Large Language Models for Verilog Code Generation","author":"Liu","year":"2023","journal-title":"arXiv.org"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3728179.3728192"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992720"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691798"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740201"},{"key":"ref49","article-title":"Revisiting VerilogEval: Newer LLMs, In-Context Learning, and Specification-to-RTL Tasks","author":"Pinckney","year":"2024","journal-title":"arXiv.org"},{"key":"ref50","article-title":"VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric","author":"Nadimi","year":"2025","journal-title":"arXiv.org"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD65941.2025.00117"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00018"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11132658"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189152"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189213"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545393"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI66862.2025.11218681"},{"key":"ref58","article-title":"Generating Secure Hardware using ChatGPT Resistant to CWEs","author":"Nair","year":"2023","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-61486-6_11"},{"key":"ref60","article-title":"Sentaur: Security enhanced trojan assessment using llms against undesirable revisions","author":"Bhandari","year":"2024","journal-title":"arXiv.org"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00040"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993260"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/MSEC.2025.3600140"},{"key":"ref64","article-title":"LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation","author":"Ankireddy","year":"2025","journal-title":"arXiv.org"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189143"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691792"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref68","article-title":"Rethinking LLM-Based RTL Code Optimization Via Timing Logic Metamorphosis","author":"Xu","year":"2025","journal-title":"arXiv.org"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189178"}],"event":{"name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,4,8]]},"end":{"date-parts":[[2026,4,10]]}},"container-title":["2026 27th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11534651\/11534652\/11534671.pdf?arnumber=11534671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T04:24:40Z","timestamp":1780028680000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11534671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":70,"URL":"https:\/\/doi.org\/10.1109\/isqed69900.2026.11534671","relation":{},"subject":[],"published":{"date-parts":[[2026,4,8]]}}}