{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T05:03:48Z","timestamp":1780031028905,"version":"3.53.1"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,8]]},"DOI":"10.1109\/isqed69900.2026.11534697","type":"proceedings-article","created":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:26:58Z","timestamp":1780007218000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Trusted Memory Access Monitoring (TMAM): Detecting Fine-Grained DDR4 Access Patterns in FPGA Clouds"],"prefix":"10.1109","author":[{"given":"Vineet","family":"Chadalavada","sequence":"first","affiliation":[{"name":"UNC Charlotte,Electrical and Computer Engineering,Charlotte,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nahush D","family":"Tambe","sequence":"additional","affiliation":[{"name":"UNC Charlotte,Electrical and Computer Engineering,Charlotte,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naseeruddin","family":"Lodge","sequence":"additional","affiliation":[{"name":"UNC Charlotte,Electrical and Computer Engineering,Charlotte,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dhruva","family":"Aklekar","sequence":"additional","affiliation":[{"name":"UNC Charlotte,Electrical and Computer Engineering,Charlotte,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fareena","family":"Saqib","sequence":"additional","affiliation":[{"name":"UNC Charlotte,Electrical and Computer Engineering,Charlotte,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1721654.1721672"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-009-9049-y"},{"key":"ref5","article-title":"Cache-Timing Attacks on AES","volume-title":"Proc. WISTP","author":"Bernstein"},{"key":"ref6","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","volume-title":"Proc. USENIX Security","author":"Pessl"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-16350-1_1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"issue":"6","key":"ref9","first-page":"1","article-title":"RowHammer: A Survey and Mitigation Techniques","volume":"53","author":"Weissman","year":"2020","journal-title":"ACM Computing Surveys"},{"key":"ref10","article-title":"RAMBleed: Reading Bits in Memory Without Accessing Them","volume-title":"Proc. IEEE S&P","author":"Schwarz"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/3357033","article-title":"Meltdown: Reading Kernel Memory from User Space","volume-title":"Proc. USENIX Security","author":"Lipp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref14","article-title":"Flush+Reload: A High Resolution, Low Noise, L3 Cache Side-Channel Attack","volume-title":"Proc. USENIX Security","author":"Yarom"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"issue":"12","key":"ref16","first-page":"1745","article-title":"Voltage Drop-Based Fault Attacks on FPGAs Using Valid Bitstreams","volume":"69","author":"Gnad","year":"2020","journal-title":"IEEE Trans. Comput."},{"key":"ref17","article-title":"Exploring Timing Side Channels in FPGAbased DDR4 Access","volume-title":"Proc. DATE","author":"Hybler"},{"key":"ref18","article-title":"Measuring Long Wires on FPGAs: Methodology and Implications","volume-title":"Proc. ICCAD","author":"Giechaskiel"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702277"},{"key":"ref20","article-title":"Remote DRAM-Based SideChannel Attacks in FPGA Cloud","volume-title":"Proc. ISQED","author":"Moini"},{"key":"ref21","article-title":"Memory Access Pattern-Based Detection of Cryptographic Workloads in FPGA Clouds","volume-title":"Proc. HOST","author":"Moini"},{"key":"ref22","article-title":"Cache Side Channels in FPGAs: Attacks and Defenses","volume-title":"Proc. FCCM","author":"Subramanyan"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"ref24","article-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks","volume-title":"Proc. USENIX Security","author":"Wang"},{"key":"ref25","article-title":"Guardian: Hardware Performance Counters Based RunTime Detection of Memory-Based Side-Channel Attacks","volume-title":"Proc. DAC","author":"Wang"},{"key":"ref26","article-title":"Hardware Performance Counter-Based Run-Time Detection of Cache-Based Side Channel Attacks","volume-title":"Proc. ASHES","author":"Shen"},{"key":"ref27","article-title":"CloudRadar: A Real-Time Side-Channel Attack Detection System in Clouds","volume-title":"Proc. RAID","author":"Chen"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30806-7_9"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref30","article-title":"Randomization and Partitioning to Eliminate Timing Channels","volume-title":"Proc. IEEE S&P","author":"Liu"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CIT\/IUCC\/DASC\/PICOM.2015.259"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446081"},{"key":"ref33","article-title":"Exploiting Bank-Level Parallelism for Concurrency Attacks on GPUs","volume-title":"Proc. MICRO","author":"Jiang"},{"key":"ref34","article-title":"Satori: Enlightened Page Walks for Efficient and Secure Address Translation","volume-title":"Proc. ACM\/IEEE MICRO","author":"Zhou"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2006.49"},{"key":"ref36","article-title":"Hardware Implementation of AES Using Protected SBoxes","volume-title":"Proc. Information Security","author":"Feldhofer"},{"key":"ref37","doi-asserted-by":"crossref","DOI":"10.1145\/2508859.2516656","article-title":"Security Analysis of Integrated Circuit Camouflaging","volume-title":"Proc. CCS","author":"Rajendran"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/honet67928.2025.11318511"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/paine66113.2025.11320188"}],"event":{"name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,4,8]]},"end":{"date-parts":[[2026,4,10]]}},"container-title":["2026 27th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11534651\/11534652\/11534697.pdf?arnumber=11534697","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T04:25:20Z","timestamp":1780028720000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11534697\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/isqed69900.2026.11534697","relation":{},"subject":[],"published":{"date-parts":[[2026,4,8]]}}}