{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T05:03:18Z","timestamp":1780030998789,"version":"3.53.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005057","name":"National Tsing Hua University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005057","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,8]]},"DOI":"10.1109\/isqed69900.2026.11534711","type":"proceedings-article","created":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:26:58Z","timestamp":1780007218000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Area-Oriented Threshold Logic Circuit Synthesis Using Negative Weights"],"prefix":"10.1109","author":[{"given":"Yu-Chuan","family":"Yen","sequence":"first","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fu-Cheng","family":"Cai","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Ting","family":"Li","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wuqian","family":"Tang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"National Taiwan University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ihao","family":"Chen","sequence":"additional","affiliation":[{"name":"Incentia Design Systems Inc"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[{"name":"National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/55.244735"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030989"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428059"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.protcy.2013.12.432"},{"key":"ref7","first-page":"222","article-title":"A non-ILP based threshold logic synthesis methodology","volume-title":"Proc. of IWLS","author":"Gowda"},{"key":"ref8","article-title":"Iwls 2005 benchmarks","year":"2005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567890"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3606371"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918351"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3087584"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.134"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2018.2878181"},{"key":"ref16","volume-title":"Threshold logic and its applications","author":"Muroga","year":"1971"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834434"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2902475"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2035311"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541926"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691123"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168648"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3399664"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269003"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431558"}],"event":{"name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,4,8]]},"end":{"date-parts":[[2026,4,10]]}},"container-title":["2026 27th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11534651\/11534652\/11534711.pdf?arnumber=11534711","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T04:25:14Z","timestamp":1780028714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11534711\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isqed69900.2026.11534711","relation":{},"subject":[],"published":{"date-parts":[[2026,4,8]]}}}