{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T05:03:57Z","timestamp":1780031037176,"version":"3.53.1"},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:00:00Z","timestamp":1775606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,8]]},"DOI":"10.1109\/isqed69900.2026.11534750","type":"proceedings-article","created":{"date-parts":[[2026,5,28]],"date-time":"2026-05-28T22:26:58Z","timestamp":1780007218000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation"],"prefix":"10.1109","author":[{"given":"Dimple Vijay","family":"Kochar","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology,Electrical Engineering and Computer Science,Cambridge,MA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathaniel","family":"Pinckney","sequence":"additional","affiliation":[{"name":"NVIDIA,Austin,TX"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guan-Ting","family":"Liu","sequence":"additional","affiliation":[{"name":"NVIDIA,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chia-Tung","family":"Ho","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenhui","family":"Deng","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA,Austin,TX"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[{"name":"NVIDIA,Austin,TX"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0302-6"},{"key":"ref2","first-page":"193","article-title":"Design for verification in system-level models and rtl","volume-title":"Proceedings of the 44th annual Design Automation Conference","author":"Mathur"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/sj.304.0527"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"key":"ref5","article-title":"Comprehensive functional verification: The complete industry cycle","author":"Wile","year":"2005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430634"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref9","article-title":"Betterv: Controlled verilog generation with discriminative guidance","author":"Pei","year":"2024","journal-title":"arXiv preprint arXiv:2402.03375"},{"key":"ref10","article-title":"Deeprtl: Bridging verilog understanding and generation with a unified representation model","author":"Liu","year":"2025","journal-title":"arXiv preprint arXiv:2502.15832"},{"key":"ref11","article-title":"Scalertl: Scaling 11 ms with reasoning data and test-time compute for accurate rtl code generation","author":"Deng","year":"2025","journal-title":"arXiv preprint arXiv:2506.05566"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992873"},{"key":"ref13","article-title":"Pro-v: An efficient program generation multi-agent system for automatic rtl verification","author":"Zhao","year":"2025","journal-title":"arXiv preprint arXiv:2506.12200"},{"key":"ref14","article-title":"Deepseekmath: Pushing the limits of mathematical reasoning in open language models","author":"Shao","year":"2024","journal-title":"arXiv preprint arXiv:2402.03300"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676830"},{"key":"ref18","article-title":"Autovcoder: A systematic framework for automated verilog code generation using 11 ms","author":"Gao","year":"2024","journal-title":"arXiv preprint arXiv:2407.18333"},{"key":"ref19","article-title":"Aivril: Ai-driven rtl generation with verification in-the-loop","author":"Sami","year":"2024","journal-title":"arXiv preprint arXiv:2409.11411"},{"key":"ref20","article-title":"Promptv: Leveraging 11 m -powered multiagent prompting for high-quality verilog generation","author":"Mi","year":"2024","journal-title":"arXiv preprint arXiv:2412.11014"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v39i1.32007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED65160.2025.11014398"},{"key":"ref23","article-title":"Mage: A multi-agent engine for automated rtl code generation","author":"Zhao","year":"2024","journal-title":"arXiv preprint arXiv:2412.07822"},{"key":"ref24","article-title":"Chipseek-r1: Generating human-surpassing rtl with llm via hierarchical reward-driven reinforcement learning","author":"Chen","year":"2025","journal-title":"arXiv preprint arXiv:2507.04736"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3735638"},{"key":"ref27","article-title":"Autochip: Automating hdl generation using llm feedback","author":"Thakur","year":"2023","journal-title":"arXiv preprint arXiv:2311.04887"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676801"},{"key":"ref29","article-title":"Towards 11 m -powered verilog rtl assistant: Selfverification and self-correction","author":"Huang","year":"2024","journal-title":"arXiv preprint arXiv:2406.00115"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM62733.2025.00048"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00026"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691801"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740250"},{"key":"ref34","article-title":"Correctbench: Automatic testbench generation with functional self-correction using 11 ms for hdl design","author":"Qiu","year":"2024","journal-title":"arXiv preprint arXiv:2411.08510"},{"key":"ref35","doi-asserted-by":"crossref","DOI":"10.1109\/MLCAD65511.2025.11189127","article-title":"Buggen: A self-correcting multi-agent 11 m pipeline for realistic rtl bug synthesis","volume-title":"arXiv preprint arXiv:2506.10501","author":"Jasper","year":"2025"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00017"},{"key":"ref37","article-title":"Deepseek-r1: Incentivizing reasoning capability in 11 ms via reinforcement learning","author":"Guo","year":"2025","journal-title":"arXiv preprint arXiv:2501.12948"},{"key":"ref38","article-title":"Prorl: Prolonged reinforcement learning expands reasoning boundaries in large language models","author":"Liu","year":"2025","journal-title":"arXiv preprint arXiv:2505.24864"},{"key":"ref39","article-title":"Decomposed prompting: A modular approach for solving complex tasks","author":"Khot","year":"2022","journal-title":"arXiv preprint arXiv:2210.02406"},{"key":"ref40","article-title":"Dapo: An open-source 11 m reinforcement learning system at scale","author":"Yu","year":"2025","journal-title":"arXiv preprint arXiv:2503.14476"},{"key":"ref41","article-title":"Comprehensive verilog design problems: A next-generation benchmark dataset for evaluating large language models and agents on rtl design and verification","author":"Pinckney","year":"2025","journal-title":"arXiv preprint arXiv:2506.14074"}],"event":{"name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","location":"San Francisco, CA, USA","start":{"date-parts":[[2026,4,8]]},"end":{"date-parts":[[2026,4,10]]}},"container-title":["2026 27th International Symposium on Quality Electronic Design (ISQED)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11534651\/11534652\/11534750.pdf?arnumber=11534750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T04:25:54Z","timestamp":1780028754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11534750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/isqed69900.2026.11534750","relation":{},"subject":[],"published":{"date-parts":[[2026,4,8]]}}}