{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:22:56Z","timestamp":1773156176223,"version":"3.50.1"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696029","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1-18","source":"Crossref","is-referenced-by-count":12,"title":["Where CMOS is going: trendy hype vs. real technology"],"prefix":"10.1109","author":[{"family":"Tze-Chiang Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"733","article-title":"Comparison of Raised and Schottky Source\/Drain MOSFETs Using a Novel Tunneling Contact Model","author":"leong","year":"1998","journal-title":"IEDM Tech Dig"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0133"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419176"},{"key":"ref32","first-page":"107","article-title":"Scalability and Biasing Strategy for CMOS with Active Well Bias","author":"huang","year":"2001","journal-title":"Symp VLSI Tech"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269320"},{"key":"ref30","first-page":"48","article-title":"35% Drive Current Improvement from Recessed-SiGe Drain Extensions on 37nm Gate Length PMOS","author":"chidambaram","year":"2004","journal-title":"Symp VLSI Tech"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1989.74182"},{"key":"ref36","first-page":"437","article-title":"High-Performance Symmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate FinFET Devices","author":"kedzierski","year":"2001","journal-title":"IEDM Tech Dig"},{"key":"ref35","first-page":"136","article-title":"Ultra-Thin Silicon Channel Single- and Double-Gate","author":"ieong","year":"2002","journal-title":"Ext Abst SSDM"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979532"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.509865"},{"key":"ref11","article-title":"Caution Flag Out: Microarchitecture's Race for Power Performance","author":"bernstein","year":"2003","journal-title":"Proc 36th Annu Int Symp Microarchitecture"},{"key":"ref12","article-title":"The Impact of Wafer-Level Layer Transfer on High Performance Devices and Circuits for 3D IC Fabrication","volume":"pv 2003 13","author":"guarini","year":"2003","journal-title":"Proc Electrochemical Soc Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1117\/12.485168","article-title":"Impact of Thin Resist Processes on Post-Etch LER","author":"mahorowala","year":"2003","journal-title":"Proc SPIE 5039"},{"key":"ref15","first-page":"5753","article-title":"Reduction of Line Edge Roughness and Post Resist Trim Pattern Collapse for Sub 60nm Gate Patterns Using Gas-Phase Resists Fluorination","author":"montgomery","year":"2005","journal-title":"Proc SPIE 1024"},{"key":"ref16","first-page":"33","article-title":"High Speed Test Structures for In-line Process Monitoring and Model Calibration","author":"ketchen","year":"2005","journal-title":"Proc 2005 IEEE Conf Microelectron Test Structures"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493990"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1117\/12.604723"},{"key":"ref19","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref28","article-title":"Stress Memorization in High-Performance FDSOI Devices with Ultra-Thin Silicon Channels and 12nm Gate Lengths","author":"singh","year":"2005","journal-title":"IEDM"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419385"},{"key":"ref3","first-page":"16","article-title":"Spatially Resolved Imaging of Microprocessor Power","author":"hamann","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","author":"narayanan","year":"2003","journal-title":"Materials Research Society Spring Meeting"},{"key":"ref29","first-page":"978","article-title":"A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors","author":"ghani","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.466.0739"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419305"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.829513"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref9","first-page":"102","article-title":"Supply Voltage Strategies for Minimizing the Power of CMOS Processors","author":"cai","year":"2002","journal-title":"Symp VLSI Tech"},{"key":"ref1","first-page":"11","article-title":"Cramming more Components on to Integrated Circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","article-title":"Will Continued Process-Node Shrinks Kill High-Performance Analog Design?","author":"oprysko","year":"2005","journal-title":"IEEE CICC"},{"key":"ref22","first-page":"267","article-title":"Extreme Scaling with Ultra-Thin Si Channel MOSFETs","author":"doris","year":"2002","journal-title":"IEDM Tech Dig"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269163"},{"key":"ref23","first-page":"12","article-title":"Mobility Enhancement in Strained Si NMOSFETs with HfO2 Gate Dielectrics","author":"rim","year":"2002","journal-title":"Symp VLSI Tech"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979529"},{"key":"ref25","first-page":"134","article-title":"Performance of Suptercritical Strained Silicon Directly on Insulator","author":"thean","year":"2005","journal-title":"Symp VLSI Tech"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","location":"San Francisco, CA, USA","start":{"date-parts":[[2006,2,6]]},"end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696029.pdf?arnumber=1696029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T20:49:26Z","timestamp":1622234966000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696029","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}