{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:02:59Z","timestamp":1725436979334},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696053","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"233-242","source":"Crossref","is-referenced-by-count":1,"title":["A Quad 6Gb\/s Multi-rate CMOS Transceiver with TX Rise\/Fall-Time Control"],"prefix":"10.1109","author":[{"family":"Yongsam Moon","sequence":"first","affiliation":[]},{"family":"Gijung Ahn","sequence":"additional","affiliation":[]},{"family":"Hoon Choi","sequence":"additional","affiliation":[]},{"family":"Namhoon Kim","sequence":"additional","affiliation":[]},{"family":"Daeyun Shim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822774"},{"key":"ref3","first-page":"62","article-title":"3.2GHz 6.4Gb\/s per Wire Signaling in $0. 18\\mu {\\rm m}$ CMOS","author":"haycock","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"162","article-title":"A Low-Jitter 5000ppm Spread Spectrum Clock Generator for Multi-channel SATA Transceiver in $0. 18\\mu {\\rm m}$ CMOS","author":"lee","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"74","article-title":"An Offset-Cancelled CMOS Clock-Recovery\/Demux with a Half-Rate Linear Phase Detector for 2.5Gbp\/s Optical Communication","author":"larsson","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"72","article-title":"A 62Gb\/s Backplane Interconnect ASIC Based on 3.1Gb\/s Serial-Link Technology","author":"landman","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.972148"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696053.pdf?arnumber=1696053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:26:30Z","timestamp":1622075190000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696053","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}