{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:27:28Z","timestamp":1725784048668},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696063","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"325-332","source":"Crossref","is-referenced-by-count":11,"title":["A 2.6GHz Dual-Core 64bx86 Microprocessor with DDR2 Memory Support"],"prefix":"10.1109","author":[{"given":"M.","family":"Golden","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Arekapudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Dabney","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Haertel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Herlinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongg Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"McGrath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Palisetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Low Power AMD Athlon™ 64 and Opteron™ Processors","author":"evers","year":"2004","journal-title":"Proc of Hot Chips 16"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/945461.945462"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269278"},{"key":"ref1","article-title":"The AMD Hammer Processor Core","author":"keltcher","year":"2002","journal-title":"HOT Chips 14"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696063.pdf?arnumber=1696063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:26:31Z","timestamp":1622075191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696063","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}