{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:06:32Z","timestamp":1725667592974},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696078","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"459-466","source":"Crossref","is-referenced-by-count":12,"title":["A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB\/s Burst Mode"],"prefix":"10.1109","author":[{"given":"K.","family":"Hoya","sequence":"first","affiliation":[]},{"given":"D.","family":"Takashima","sequence":"additional","affiliation":[]},{"given":"S.","family":"Shiratake","sequence":"additional","affiliation":[]},{"family":"Ryu Ogiwara","sequence":"additional","affiliation":[]},{"given":"T.","family":"Miyakawa","sequence":"additional","affiliation":[]},{"given":"H.","family":"Shiga","sequence":"additional","affiliation":[]},{"given":"S.M.","family":"Doumae","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ohtsuki","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kumura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Shuto","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ozaki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Yamakawa","sequence":"additional","affiliation":[]},{"given":"I.","family":"Kunishima","sequence":"additional","affiliation":[]},{"given":"A.","family":"Nitayama","sequence":"additional","affiliation":[]},{"given":"S.","family":"Fujii","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818161"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962293"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696078.pdf?arnumber=1696078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:26:39Z","timestamp":1622075199000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696078","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}