{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T12:25:58Z","timestamp":1759667158063},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696080","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"477-486","source":"Crossref","is-referenced-by-count":9,"title":["A 16Mb MRAM with FORK Wiring Scheme and Burst Modes"],"prefix":"10.1109","author":[{"given":"Y.","family":"Iwata","sequence":"first","affiliation":[]},{"given":"K.","family":"Tsuchida","sequence":"additional","affiliation":[]},{"given":"T.","family":"Inaba","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"R.","family":"Takizawa","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Ueda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sugibayashi","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Asao","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kajiyama","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hosotani","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ikegawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kai","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nakayama","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tahara","sequence":"additional","affiliation":[]},{"given":"H.","family":"Yoda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1063\/1.358282"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419227"},{"key":"ref2","first-page":"44","article-title":"A 4Mb $0.18\\ \\mu {\\rm m}$ 1T1MTJ Toggle MRAM Memory","author":"nahas","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"217","article-title":"A High-Speed 128kbit MRAM Core for Future Universal Memory Applications","author":"bette","year":"2003","journal-title":"Symp VLSI Circuits"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696080.pdf?arnumber=1696080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:27:42Z","timestamp":1622075262000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696080","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}