{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:27:36Z","timestamp":1725488856976},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696089","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"527-536","source":"Crossref","is-referenced-by-count":1,"title":["An 8Gb\/s\/pin 9.6ns Row-Cycle 288Mb Deca-Data Rate SDRAM with an I\/O Error-Detection Scheme"],"prefix":"10.1109","author":[{"family":"Kyu-hyoun Kim","sequence":"first","affiliation":[]},{"family":"Uksong Kang","sequence":"additional","affiliation":[]},{"family":"Hoe-Ju Chung","sequence":"additional","affiliation":[]},{"family":"Duk-Ha Park","sequence":"additional","affiliation":[]},{"family":"Woo-Seop Kim","sequence":"additional","affiliation":[]},{"family":"Young-Chan Jang","sequence":"additional","affiliation":[]},{"family":"Moonsook Park","sequence":"additional","affiliation":[]},{"family":"Hoon Lee","sequence":"additional","affiliation":[]},{"family":"Jin-Young Kim","sequence":"additional","affiliation":[]},{"family":"Jung Sunwoo","sequence":"additional","affiliation":[]},{"family":"Hwan-Wook Park","sequence":"additional","affiliation":[]},{"family":"Hyun-Kyung Kim","sequence":"additional","affiliation":[]},{"family":"Su-Jin Chung","sequence":"additional","affiliation":[]},{"family":"Jae-Kwan Kim","sequence":"additional","affiliation":[]},{"family":"Hyung-Seuk Kim","sequence":"additional","affiliation":[]},{"family":"Kee-Won Kwon","sequence":"additional","affiliation":[]},{"family":"Young-Taek Lee","sequence":"additional","affiliation":[]},{"family":"Joo Sun Choi","sequence":"additional","affiliation":[]},{"family":"Changhyun Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Hyper-ring oscillator","year":"2005","author":"kim","key":"ref4"},{"key":"ref3","first-page":"470","article-title":"A 20GB\/s 256Mb DRAM with an Inductorless Quadrature PLL and a Cascaded Pre-emphasis Transmitter","author":"kim","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"100","article-title":"4.0GHz $0.18\\mu {\\rm m}$ CMOS PLL Based on an Interpolative Oscillator","author":"gebara","year":"2005","journal-title":"Symp VLSI Circuits"},{"key":"ref2","first-page":"380","article-title":"A Multi-Gigabit DRAM Technology with 6F2 Open-Bit-Line Cell Distributed Over-Driven Sensing and Stacked-Flash Fuse","author":"takahashi","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"188","article-title":"A 4.8-ns Random Access 144-Mb Twin-Cell-Memory Fabricated using $0.11-\\mu {\\rm m}$ Cost-Effective DRAM Technology","author":"noda","year":"2004","journal-title":"Symp on VLSI Circuits"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696089.pdf?arnumber=1696089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,26]],"date-time":"2021-05-26T20:26:47Z","timestamp":1622060807000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696089","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}