{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:19:39Z","timestamp":1730276379363,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696214","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1596-1605","source":"Crossref","is-referenced-by-count":8,"title":["A 160kgate 4.5kB SKRAM H.264 video decoder for HDTV applications"],"prefix":"10.1109","author":[{"given":"C.C.","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.I.","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.C.","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.C.","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.W.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.C.","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.S.","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"2931","article-title":"Architecture Design of H.264\/AVC Decoder with Hybrid Task Pipelining for High Definition Videos","author":"chen","year":"2005","journal-title":"Proc ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCE.2004.1375974"},{"key":"ref6","first-page":"145","article-title":"MPEG-4 AVC\/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller","volume":"ii","author":"kang","year":"2004","journal-title":"Proc ISCAS"},{"key":"ref5","first-page":"1810","article-title":"An H.264\/AVC Decoder with $4\\times 4$ Block-Level Pipeline","author":"lin","year":"2005","journal-title":"Proc ISCAS"},{"key":"ref2","first-page":"128","article-title":"A 1.3TOPS H.264\/AVC Single-Chip Encoder for HDTV Applications","author":"huang","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"journal-title":"Joint Video Team (JVT) of ISO\/IEC MPEG&ITU-T VCEG","year":"2003","key":"ref1"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696214.pdf?arnumber=1696214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:27:14Z","timestamp":1622075234000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696214\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696214","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}