{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T14:14:00Z","timestamp":1780755240474,"version":"3.54.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696223","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"1676-1685","source":"Crossref","is-referenced-by-count":42,"title":["A 1Tb\/s 3W inductive-coupling transceiver for inter-chip clock and data link"],"prefix":"10.1109","author":[{"given":"N.","family":"Miura","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Mizoguchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Niitsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.","family":"Nakagawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Tago","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Fukaishi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Sakurai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Kuroda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"224","article-title":"A 28.5GB\/s CMOS Non-Blocking Router for Terabit\/s Connectivity between Multiple Processors and Peripheral I\/O Nodes","author":"nair","year":"2001","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"52","article-title":"A 62Gb\/s Backplane Interconnect ASIC based on 3.1Gb\/s Serial-Link Technology","author":"landman","year":"2002","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992219"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332768"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref4","first-page":"154","article-title":"A 40Gb\/s $8\\times 8$ ATM Switch LSI using $025\\mu {\\rm m}$ CMOS\/SIMOX","author":"ohtomo","year":"1997","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"118","article-title":"A 5Gb\/s $8\\times 8$ ATM Switch Element CMOS LSI Supporting Five Quality-of-Service Classes with 200MHz LVDS Interface","author":"unekawa","year":"1996","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"176","article-title":"110GB\/s Simultaneous Bi-Directional Transceiver Logic Synchronized with a System Clock","author":"takahashi","year":"1999","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"162","article-title":"A 2.6GB\/s Multi-Purpose Chip-to-Chip Interface","author":"lau","year":"1998","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"258","article-title":"A Scalable 32Gb\/s Parallel Data Transceiver with On-Chip Timing Calibration Circuits","author":"yang","year":"2000","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"260","article-title":"A 20Gb\/s CMOS Multi-Channel Transmitter and Receiver Chip Set for Ultra-High Resolution Digital Display","author":"fukaishi","year":"2000","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493970"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332634"},{"key":"ref9","first-page":"60","article-title":"A 2Gb\/s 21CH Low-Latency Transceiver Circuit for Inter-Processor Communication","author":"tanahashi","year":"2001","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","location":"San Francisco, CA, USA","start":{"date-parts":[[2006,2,6]]},"end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696223.pdf?arnumber=1696223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,26]],"date-time":"2021-05-26T20:26:24Z","timestamp":1622060784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696223","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}