{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:14:40Z","timestamp":1742386480315},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696225","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"1696-1705","source":"Crossref","is-referenced-by-count":6,"title":["An asynchronous array of simple processors for dsp applications"],"prefix":"10.1109","author":[{"family":"Zhiyi Yu","sequence":"first","affiliation":[]},{"given":"M.","family":"Meeuwsen","sequence":"additional","affiliation":[]},{"given":"R.","family":"Apperson","sequence":"additional","affiliation":[]},{"given":"O.","family":"Sattari","sequence":"additional","affiliation":[]},{"given":"M.","family":"Lai","sequence":"additional","affiliation":[]},{"given":"J.","family":"Webb","sequence":"additional","affiliation":[]},{"given":"E.","family":"Work","sequence":"additional","affiliation":[]},{"given":"T.","family":"Mohsenin","sequence":"additional","affiliation":[]},{"given":"M.","family":"Singh","sequence":"additional","affiliation":[]},{"given":"B.","family":"Baas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2002.996908"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1996.501767"},{"key":"ref7","first-page":"2","article-title":"Evaluation of the RAW Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams","author":"taylor","year":"2004","journal-title":"Proc ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2004.1363036"},{"key":"ref1","first-page":"577","article-title":"Finding the Best System Design Flow for a High-Speed JPEG Encoder","author":"sakiyama","year":"2003","journal-title":"Proc DAC"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696225.pdf?arnumber=1696225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:27:12Z","timestamp":1622075232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696225","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}