{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:21Z","timestamp":1759147581004},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696282","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T17:01:13Z","timestamp":1158944473000},"page":"2210-2219","source":"Crossref","is-referenced-by-count":45,"title":["A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor"],"prefix":"10.1109","author":[{"given":"T.","family":"Hattori","sequence":"first","affiliation":[]},{"given":"T.","family":"Irita","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ito","sequence":"additional","affiliation":[]},{"given":"E.","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kato","sequence":"additional","affiliation":[]},{"family":"Go Sado","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"K.","family":"Nishiyama","sequence":"additional","affiliation":[]},{"given":"H.","family":"Yagi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Koike","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Tsuchihashi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Higashida","sequence":"additional","affiliation":[]},{"given":"H.","family":"Asano","sequence":"additional","affiliation":[]},{"given":"I.","family":"Hayashibara","sequence":"additional","affiliation":[]},{"given":"K.","family":"Tatezawa","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Shimazaki","sequence":"additional","affiliation":[]},{"given":"N.","family":"Morino","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hirose","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tamaki","sequence":"additional","affiliation":[]},{"given":"S.","family":"Yoshioka","sequence":"additional","affiliation":[]},{"given":"R.","family":"Tsuchihashi","sequence":"additional","affiliation":[]},{"given":"N.","family":"Arai","sequence":"additional","affiliation":[]},{"given":"T.","family":"Akiyama","sequence":"additional","affiliation":[]},{"given":"K.","family":"Ohno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","first-page":"168","article-title":"$\\mu{\\rm I}\/{\\rm O}$ Architecture for $0.13{\\mu}{\\rm m}$ Wide-Voltage-Range System-on-a-Package (SOP) Designs","author":"kanno","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","article-title":"Hierarchical Power Distribution with 20 Power Domains in 90nm Low-Power Multi-CPU Processor","author":"kanno","year":"0","journal-title":"ISSCC Dig Tech Papers Paper 29 4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332731"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696282.pdf?arnumber=1696282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,27]],"date-time":"2021-05-27T00:26:48Z","timestamp":1622075208000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696282","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}