{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:38:43Z","timestamp":1725784723426},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696323","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"2572-2581","source":"Crossref","is-referenced-by-count":17,"title":["A 4.2GHz 0.3mm2 256kb Dual-V\/sub cc\/ SRAM Building Block in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"M.","family":"Khellah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Nam Sung Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Howard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Ruhl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sunna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yibin Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Tschanz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Somasekhar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Borkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Hamzaoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Pandya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Farhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Vivek De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842846"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469357"},{"key":"ref2","first-page":"251","article-title":"A Pico-Joule Class, 1GHz, 32kByte × 64b DSP SRAM with Self Reverse Bias","author":"bhavnagarwala","year":"2003","journal-title":"Symp VLSI Circuits"},{"key":"ref1","first-page":"474","article-title":"A 3GHz 70Mb SRAM in 65nm CMOS Technology with Integrated Column-Based Dynamic Power Supply","author":"zhang","year":"0","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","start":{"date-parts":[[2006,2,6]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696323.pdf?arnumber=1696323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,26]],"date-time":"2021-05-26T20:26:53Z","timestamp":1622060813000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696323","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}