{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T11:36:13Z","timestamp":1775302573206,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/isscc.2006.1696325","type":"proceedings-article","created":{"date-parts":[[2006,9,22]],"date-time":"2006-09-22T13:01:13Z","timestamp":1158930073000},"page":"2592-2601","source":"Crossref","is-referenced-by-count":85,"title":["A 256kb Sub-threshold SRAM in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"B.H.","family":"Calhoun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chandrakasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref3","first-page":"55","article-title":"SRAM Leakage Suppression by Minimizing Standby Supply Voltage","author":"qin","year":"2004","journal-title":"ISQED"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494078"},{"key":"ref8","first-page":"226","article-title":"The Scaling of Data Sensing Schemes for High Speed Cache Design in Sub-$0.18\\mu {\\rm m}$ Technologies","author":"zhang","year":"2000","journal-title":"Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and Microarchitectural Techniques for Reducing Cache Leakage Power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Trans VLSI Systems"},{"key":"ref9","first-page":"363","article-title":"Analyzing Static Noise Margin for Subthreshold SRAM in 65nm CMOS","author":"calhoun","year":"2005","journal-title":"ESSCIRC"},{"key":"ref1","first-page":"5","article-title":"Optimal Supply and Threshold Scaling for Sub-threshold CMOS Circuits","author":"wang","year":"2002","journal-title":"IEEE Computer Society Annual Symp on VLSI"}],"event":{"name":"2006 IEEE International Solid State Circuits Conference","location":"San Francisco, CA, USA","start":{"date-parts":[[2006,2,6]]},"end":{"date-parts":[[2006,2,9]]}},"container-title":["2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11149\/35738\/01696325.pdf?arnumber=1696325","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,26]],"date-time":"2021-05-26T20:27:31Z","timestamp":1622060851000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1696325\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc.2006.1696325","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}