{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:34:21Z","timestamp":1725770061252},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523071","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T15:39:02Z","timestamp":1211384342000},"page":"90-598","source":"Crossref","is-referenced-by-count":31,"title":["An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler"],"prefix":"10.1109","author":[{"given":"Masayuki","family":"Ito","sequence":"first","affiliation":[]},{"given":"Toshihiro","family":"Hattori","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Yoshida","sequence":"additional","affiliation":[]},{"given":"Kiyoshi","family":"Hayase","sequence":"additional","affiliation":[]},{"given":"Tomoichi","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"Osamu","family":"Nishii","sequence":"additional","affiliation":[]},{"given":"Yoshihiko","family":"Yasu","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Hasegawa","sequence":"additional","affiliation":[]},{"given":"Masashi","family":"Takada","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Ito","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Mizuno","sequence":"additional","affiliation":[]},{"given":"Kunio","family":"Uchiyama","sequence":"additional","affiliation":[]},{"given":"Toshihiko","family":"Odaka","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Shirako","sequence":"additional","affiliation":[]},{"given":"Masayoshi","family":"Mase","sequence":"additional","affiliation":[]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373607"},{"article-title":"compiler control power saving scheme for multi core processors","year":"2005","author":"shirako","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373400"}],"event":{"name":"2008 IEEE International Solid-State Circuits Conference","start":{"date-parts":[[2008,2,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523071.pdf?arnumber=4523071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T16:40:49Z","timestamp":1622824849000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523071","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}