{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:32:38Z","timestamp":1761323558504},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523154","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T15:39:02Z","timestamp":1211384342000},"page":"256-611","source":"Crossref","is-referenced-by-count":12,"title":["A Sub-1W to 2W Low-Power IA Processor for Mobile Internet Devices and Ultra-Mobile PCs in 45nm Hi-\u00bf Metal Gate CMOS"],"prefix":"10.1109","author":[{"given":"Gianfranco","family":"Gerosa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Curtis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"D'Addeo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Belliappa","family":"Kuttanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feroze","family":"Merchant","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Binta","family":"Patel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammed","family":"Taufique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haytham","family":"Samarchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523214"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425784"},{"key":"1","article-title":"a 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 cu interconnect layers, 193nm dry patterning, and 100% pb-free packaging","author":"mistry","year":"2007","journal-title":"Tech Dig IEDM"}],"event":{"name":"2008 International Solid-State Circuits Conference - (ISSCC)","start":{"date-parts":[[2008,2,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523154.pdf?arnumber=4523154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:27:02Z","timestamp":1602685622000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523154"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523154","relation":{},"ISSN":["0193-6530"],"issn-type":[{"type":"print","value":"0193-6530"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}